View PCA9542A_4313379.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
Rev. 03 -- 24 November 2008 Product data sheet
1. General description
The PCA9542A is a 1-of-2 bidirectional translating multiplexer, controlled via the I2C-bus. The SCL/SDA upstream pair fans out to two SCx/SDx downstream pairs, or channels. Only one SCx/SDx channel is selected at a time, determined by the contents of the programmable control register. Two interrupt inputs, INT0 and INT1, one for each of the SCx/SDx downstream pairs, are provided. One interrupt output, INT, which acts as an AND of the two interrupt inputs, is provided. A power-on reset function puts the registers in their default state and initializes the I2C-bus state machine with no channels selected. The pass gates of the multiplexer are constructed such that the VDD pin can be used to limit the maximum high voltage which will be passed by the PCA9542A. This allows the use of different bus voltages on each SCx/SDx pair, so that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant.
2. Features
I I I I I I I I I I I I I I I I 1-of-2 bidirectional translating multiplexer I2C-bus interface logic; compatible with SMBus 2 active LOW interrupt inputs (INT0, INT1) Active LOW interrupt output (INT) 3 address pins allowing up to 8 devices on the I2C-bus Channel selection via I2C-bus Powers up with all multiplexer channels deselected Low Ron switches Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses No glitch on power-up Supports hot insertion Low standby current Operating power supply voltage range of 2.3 V to 5.5 V 5 V tolerant inputs 0 Hz to 400 kHz clock frequency ESD protection exceeds 2000 V HBM per JESD22-A114, 200 V MM per JESD22-A115 and 1000 V CDM per JESD22-C101 I Latch-up testing is done to JEDEC Standard JESD78 which exceeds 100 mA I Packages offered: SO14, TSSOP14
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
3. Ordering information
Table 1. Ordering information Package Name PCA9542AD PCA9542APW SO14 TSSOP14 Description plastic small outline package; 14 leads; body width 3.9 mm plastic thin shrink small outline package; 14 leads; body width 4.4 mm Version SOT108-1 SOT402-1 Type number
3.1 Ordering options
Table 2. Ordering options Topside mark PCA9542AD PA9542A Temperature range -40 C to +85 C -40 C to +85 C Type number PCA9542AD PCA9542APW
4. Block diagram
PCA9542A
SC0 SC1 SD0 SD1
VSS
SWITCH CONTROL LOGIC
VDD
POWER-ON RESET
SCL SDA
INPUT FILTER
A0 I2C-BUS CONTROL A1 A2
INT[1:0]
INTERRUPT LOGIC
002aae303
INT
Fig 1.
Block diagram of PCA9542A
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
2 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
5. Pinning information
5.1 Pinning
A0 A1 A2 INT0 SD0 SC0 VSS
1 2 3 4 5 6 7
002aae301
14 VDD 13 SDA 12 SCL A0 A1 A2 INT0 SD0 SC0 VSS 1 2 3 4 5 6 7
002aae302
14 VDD 13 SDA 12 SCL
PCA9542AD 11 INT
10 SC1 9 8 SD1 INT1
PCA9542APW
11 INT 10 SC1 9 8 SD1 INT1
Fig 2.
Pin configuration for SO14
Fig 3.
Pin configuration for TSSOP14
5.2 Pin description
Table 3. Symbol A0 A1 A2 INT0 SD0 SC0 VSS INT1 SD1 SC1 INT SCL SDA VDD Pin description Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Description address input 0 address input 1 address input 2 active LOW interrupt input 0 serial data 0 serial clock 0 supply ground active LOW interrupt input 1 serial data 1 serial clock 1 active LOW interrupt output serial clock line serial data line supply voltage
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
3 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
6. Functional description
Refer to Figure 1 "Block diagram of PCA9542A".
6.1 Device addressing
Following a START condition the bus master must output the address of the slave it is accessing. The address of the PCA9542A is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.
1
1 fixed
1
0
A2
A1
A0 R/W
hardware selectable
002aab189
Fig 4.
Slave address
The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while a logic 0 selects a write operation.
6.2 Control register
Following the successful acknowledgement of the slave address, the bus master will send a byte to the PCA9542A which will be stored in the control register. If multiple bytes are received by the PCA9542A, it will save the last byte received. This register can be written and read via the I2C-bus.
interrupt bits (read only) bit 7 X 6 X 5 4 3 X
channel selection bits (read/write) 2 B2 enable bit 1 B1 0 B0
INT1 INT0
002aae304
Fig 5.
Control register
6.2.1 Control register definition
A SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PCA9542A has been addressed. The 3 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, it will become active after a STOP condition has been placed on the I2C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
4 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
Control register: Write--channel selection; Read--channel status D6 X X X X 0 INT1 X X X X 0 INT0 X X X X 0 D3 X X X X 0 B2 0 1 1 1 0 B1 X 0 0 1 0 B0 X 0 1 X 0 Command no channel selected channel 0 enabled channel 1 enabled no channel selected no channel selected; power-up default state
Table 4. D7 X X X X 0
6.3 Interrupt handling
The PCA9542A provides 2 interrupt inputs, one for each channel and one open-drain interrupt output. When an interrupt is generated by any device, it will be detected by the PCA9542A and the interrupt output will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control byte. Bits 5:4 of the control byte correspond to channel 1, channel 0 of the PCA9542A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PCA9542A and read the contents of the control byte to determine which channel contains the device generating the interrupt. The master can then reconfigure the PCA9542A to select this channel, and locate the device generating the interrupt and clear it. It should be noted that more than one device can be providing an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt. The interrupt inputs may be used as general purpose inputs if the interrupt function is not required. If unused, interrupt input(s) must be connected to VDD through a pull-up resistor.
Table 5. D7 0 0 Control register read -- interrupt D6 0 0 INT1 X 0 1 INT0 0 1 X D3 X X B2 X X B1 X X B0 X X Command no interrupt on channel 0 interrupt on channel 0 no interrupt on channel 1 interrupt on channel 1
Remark: The two interrupts can be active at the same time.
6.4 Power-on reset
When power is applied to VDD, an internal Power-On Reset (POR) holds the PCA9542A in a reset condition until VDD has reached VPOR. At this point, the reset condition is released and the PCA9542A registers and I2C-bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter, VDD must be lowered below 0.2 V to reset the device.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
5 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
6.5 Voltage translation
The pass gate transistors of the PCA9542A are constructed such that the VDD voltage can be used to limit the maximum voltage that will be passed from one I2C-bus to another.
5.0 Vo(sw) (V) 4.0
(1)
002aaa964
3.0
(2) (3)
2.0
1.0 2.0
2.5
3.0
3.5
4.0
4.5
5.5 5.0 VDD (V)
(1) maximum (2) typical (3) minimum
Fig 6.
Pass gate voltage versus supply voltage
Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section 11 "Dynamic characteristics" of this data sheet). In order for the PCA9542A to act as a voltage translator, the Vo(sw) voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then Vo(sw) should be equal to or below 2.7 V to effectively clamp the downstream bus voltages. Looking at Figure 6, we see that Vo(sw)(max) will be at 2.7 V when the PCA9542A supply voltage is 3.5 V or lower so the PCA9542A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels (see Figure 13). More Information can be found in Application Note AN262, PCA954X family of I2C/SMBus multiplexers and switches.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
6 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
7. Characteristics of the I2C-bus
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.
7.1 Bit transfer
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 7).
SDA
SCL data line stable; data valid change of data allowed
mba607
Fig 7.
Bit transfer
7.2 START and STOP conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Figure 8).
SDA
SDA
SCL S START condition P STOP condition
SCL
mba608
Fig 8.
Definition of START and STOP conditions
7.3 System configuration
A device generating a message is a `transmitter', a device receiving is the `receiver'. The device that controls the message is the `master' and the devices which are controlled by the master are the `slaves' (see Figure 9).
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
7 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
SDA SCL MASTER TRANSMITTER/ RECEIVER SLAVE RECEIVER SLAVE TRANSMITTER/ RECEIVER MASTER TRANSMITTER MASTER TRANSMITTER/ RECEIVER I2C-BUS MULTIPLEXER
SLAVE
002aaa966
Fig 9.
System configuration
7.4 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; setup and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.
data output by transmitter not acknowledge data output by receiver acknowledge SCL from master S START condition 1 2 8 clock pulse for acknowledgement
002aaa987
9
Fig 10. Acknowledgement on the I2C-bus
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
8 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
7.5 Bus transactions
slave address SDA S 1 1 1 0 A2 A1 A0 0 A X X X control register X X B2 B1 B0 A P
START condition
R/W
acknowledge from slave
acknowledge from slave STOP condition
002aae299
Fig 11. Write control register
slave address SDA S 1 1 1 0 A2 A1 A0 1 A X X
control register INT INT 1 0 X B2 B1
last byte
B0
NA
P
START condition
R/W
acknowledge from slave
no acknowledge from master STOP condition
002aae305
Fig 12. Read control register
8. Application design-in information
VDD = 2.7 V to 5.5 V VDD = 3.3 V V = 2.7 V to 5.5 V
(1)
SDA SCL
SDA SCL INT
SD0 SC0 INT0
channel 0
PCA9542A
I2C-bus/SMBus master A2 A1 A0 VSS SD1 SC1 INT1
002aae306
V = 2.7 V to 5.5 V
(1)
channel 1
(1) If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pull-up resistor is required. If the device generating the interrupt has a totem pole output structure and cannot be 3-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating.
Fig 13. Typical application
PCA9542A_3 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
9 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
9. Limiting values
Table 6. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to ground (VSS = 0 V).[1] Symbol VDD VI II IO IDD ISS Ptot Tstg Tamb
[1]
Parameter supply voltage input voltage input current output current supply current ground supply current total power dissipation storage temperature ambient temperature
Conditions
Min -0.5 -0.5 -60
Max +7.0 +7.0 20 25 100 100 400 +150 +85
Unit V V mA mA mA mA mW C C
operating
-40
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 125 C.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
10 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
10. Static characteristics
Table 7. Static characteristics VDD = 2.3 V to 3.6 V; VSS = 0 V; Tamb = -40 C to +85 C; unless otherwise specified. See Table 8 for VDD = 4.5 V to 5.5 V.[1] Symbol Supply VDD IDD supply voltage supply current operating mode; VDD = 3.6 V; no load; VI = VDD or VSS; fSCL = 100 kHz standby mode; VDD = 3.6 V; no load; VI = VDD or VSS; fSCL = 0 kHz no load; VI = VDD or VSS
[2]
Parameter
Conditions
Min 2.3 -
Typ 10
Max 3.6 30
Unit V A
Istb VPOR VIL VIH IOL IL Ci VIL VIH ILI Ci Pass gate Ron
standby current power-on reset voltage LOW-level input voltage HIGH-level input voltage LOW-level output current leakage current input capacitance LOW-level input voltage HIGH-level input voltage input leakage current input capacitance ON-state resistance
-0.5 0.7VDD
0.1 1.6 7 10 9 1.6 11 16 1.9 1.5 3 -
1 2.1 +0.3VDD 6 +1 10 +0.3VDD VDD + 0.5 +1 3 30 55 2.8 2.0 +1 5 +10
A V V V mA mA A pF V V A pF V V V V A pF mA A
Input SCL; input/output SDA
VOL = 0.4 V VOL = 0.6 V VI = VDD or VSS VI = VSS
3 6 -1 -0.5 0.7VDD
Select inputs A0, A1, A2, INT0, INT1
VI = VDD or VSS VI = VSS VDD = 3.0 V to 3.6 V; VO = 0.4 V; IO = 15 mA VDD = 2.3 V to 2.7 V; VO = 0.4 V; IO = 10 mA
-1 5 7 1.6 1.1 -1 3 -
Vo(sw)
switch output voltage
Vi(sw) = VDD = 3.3 V; Io(sw) = -100 A Vi(sw) = VDD = 3.0 V to 3.6 V; Io(sw) = -100 A Vi(sw) = VDD = 2.5 V; Io(sw) = -100 A Vi(sw) = VDD = 2.3 V to 2.7 V; Io(sw) = -100 A
IL Cio INT output IOL IOH
[1] [2]
leakage current input/output capacitance LOW-level output current HIGH-level output current
VI = VDD or VSS VI = VSS VOL = 0.4 V
For operation between published voltage ranges, refer to worst case parameter in both ranges. VDD must be lowered to 0.2 V in order to reset part.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
11 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
Table 8. Static characteristics VDD = 4.5 V to 5.5 V; VSS = 0 V; Tamb = -40 C to +85 C; unless otherwise specified. See Table 7 for VDD = 2.3 V to 3.6 V.[1] Symbol Supply VDD IDD supply voltage supply current operating mode; VDD = 5.5 V; no load; VI = VDD or VSS; fSCL = 100 kHz standby mode; VDD = 5.5 V; no load; VI = VDD or VSS; fSCL = 0 kHz no load; VI = VDD or VSS
[2]
Parameter
Conditions
Min 4.5 -
Typ 25
Max 5.5 100
Unit V A
Istb VPOR VIL VIH IOL IL Ci VIL VIH ILI Ci Pass gate Ron Vo(sw)
standby current power-on reset voltage LOW-level input voltage HIGH-level input voltage LOW-level output current leakage current input capacitance LOW-level input voltage HIGH-level input voltage input leakage current input capacitance ON-state resistance switch output voltage
-0.5 0.7VDD
0.3 1.7 9 2 9 3.6 3 -
1 2.1 +0.3VDD 6 +1 10 +0.3VDD VDD + 0.5 +1 5 24 4.5 +1 5 +10
A V V V mA mA A pF V V A pF V V A pF mA A
Input SCL; input/output SDA
VOL = 0.4 V VOL = 0.6 V VI = VDD or VSS VI = VSS
3 6 -1 -0.5 0.7VDD
Select inputs A0, A1, A2, INT0, INT1
VI = VDD or VSS VI = VSS VDD = 4.5 V to 5.5 V; VO = 0.4 V; IO = 15 mA Vi(sw) = VDD = 5.0 V; Io(sw) = -100 A Vi(sw) = VDD = 4.5 V to 5.5 V; Io(sw) = -100 A
-1 4 2.6 -1 3 -
IL Cio INT output IOL IOH
[1] [2]
leakage current input/output capacitance LOW-level output current HIGH-level output current
VI = VDD or VSS VI = VSS VOL = 0.4 V
For operation between published voltage ranges, refer to worst case parameter in both ranges. VDD must be lowered to 0.2 V in order to reset part.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
12 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
11. Dynamic characteristics
Table 9. Symbol Dynamic characteristics Parameter Conditions Standard-mode I2C-bus Min tPD fSCL tBUF tHD;STA tLOW tHIGH tSU;STA tSU;STO tHD;DAT tSU;DAT tr tf Cb tSP tVD;DAT tVD;ACK INT tv(INTnN-INTN) valid time from INTn to INT signal td(INTnN-INTN) delay time from INTn to INT inactive tw(rej)L tw(rej)H
[1] [2] [3] [4] [5]
[5] [5]
Fast-mode I2C-bus Min 0 1.3 0.6 1.3 0.6 0.6 0.6 0[3] 100 20 + 0.1Cb[4] Max 0.3[1] 400 0.9 300 300 400 50 1 0.6 1 4 2 -
Unit
Max 0.3[1] 100 3.45 1000 300 400 50 1 0.6 1 4 2 -
propagation delay SCL clock frequency bus free time between a STOP and START condition hold time (repeated) START condition LOW period of the SCL clock HIGH period of the SCL clock set-up time for a repeated START condition set-up time for STOP condition data hold time data set-up time rise time of both SDA and SCL signals fall time of both SDA and SCL signals capacitive load for each bus line pulse width of spikes that must be suppressed by the input filter data valid time data valid acknowledge time
from SDA to SDn, or SCL to SCn
0 4.7
[2]
ns kHz s s s s s s s ns ns s s ns s s s s s s s
4.0 4.7 4.0 4.7 4.0 0[3] 250 -
20 + 0.1Cb[4] 1 0.5
HIGH-to-LOW LOW-to-HIGH
[5] [5]
1 0.5
LOW-level rejection time HIGH-level rejection time
INTn inputs INTn inputs
[5] [5]
Pass gate propagation delay is calculated from the 20 typical Ron and the 15 pF load capacitance. After this period, the first clock pulse is generated. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH(min) of the SCL signal) in order to bridge the undefined region of the falling edge of SCL. Cb = total capacitance of one bus line in pF. Measurements taken with 1 k pull-up resistor and 50 pF load.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
13 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
SDA tBUF tLOW SCL tr tf tHD;STA tSP
tHD;STA P S tHD;DAT tHIGH tSU;DAT Sr
tSU;STA
tSU;STO P
002aaa986
Fig 14. Definition of timing on the I2C-bus
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
14 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
12. Package outline
SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1
D
E
A X
c y HE vMA
Z 14 8
Q A2 pin 1 index Lp 1 e bp 7 wM L detail X A1 (A 3) A
0
2.5 scale
5 mm
DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm A max. 1.75 A1 0.25 0.10 A2 1.45 1.25 A3 0.25 0.01 bp 0.49 0.36 c 0.25 0.19 D (1) 8.75 8.55 E (1) 4.0 3.8 0.16 0.15 e 1.27 0.05 HE 6.2 5.8 L 1.05 Lp 1.0 0.4 Q 0.7 0.6 0.028 0.024 v 0.25 0.01 w 0.25 0.01 y 0.1 Z (1) 0.7 0.3
0.010 0.057 inches 0.069 0.004 0.049
0.019 0.0100 0.35 0.014 0.0075 0.34
0.244 0.039 0.041 0.228 0.016
0.028 0.004 0.012
8 o 0
o
Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. OUTLINE VERSION SOT108-1 REFERENCES IEC 076E06 JEDEC MS-012 JEITA EUROPEAN PROJECTION
ISSUE DATE 99-12-27 03-02-19
Fig 15. Package outline SOT108-1 (SO14)
PCA9542A_3 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
15 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm
SOT402-1
D
E
A
X
c y HE vMA
Z
14
8
Q A2 pin 1 index A1 Lp L (A 3) A
1
e bp
7
wM detail X
0
2.5 scale
5 mm
DIMENSIONS (mm are the original dimensions) UNIT mm Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT402-1 REFERENCES IEC JEDEC MO-153 JEITA EUROPEAN PROJECTION ISSUE DATE 99-12-27 03-02-18 A max. 1.1 A1 0.15 0.05 A2 0.95 0.80 A3 0.25 bp 0.30 0.19 c 0.2 0.1 D (1) 5.1 4.9 E (2) 4.5 4.3 e 0.65 HE 6.6 6.2 L 1 Lp 0.75 0.50 Q 0.4 0.3 v 0.2 w 0.13 y 0.1 Z (1) 0.72 0.38 8 o 0
o
Fig 16. Package outline SOT402-1 (TSSOP14)
PCA9542A_3 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
16 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
13. Soldering of SMD packages
This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".
13.1 Introduction to soldering
Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.
13.2 Wave and reflow soldering
Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:
* Through-hole components * Leaded or leadless SMDs, which are glued to the surface of the printed circuit board
Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging. The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable. Key characteristics in both wave and reflow soldering are:
* * * * * *
Board specifications, including the board finish, solder masks and vias Package footprints, including solder thieves and orientation The moisture sensitivity level of the packages Package placement Inspection and repair Lead-free soldering versus SnPb soldering
13.3 Wave soldering
Key characteristics in wave soldering are:
* Process issues, such as application of adhesive and flux, clinching of leads, board
transport, the solder wave parameters, and the time during which components are exposed to the wave
* Solder bath specifications, including temperature and impurities
PCA9542A_3 (c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
17 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
13.4 Reflow soldering
Key characteristics in reflow soldering are:
* Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to
higher minimum peak temperatures (see Figure 17) than a SnPb process, thus reducing the process window
* Solder paste printing issues including smearing, release, and adjusting the process
window for a mix of large and small components on one board
* Reflow temperature profile; this profile includes preheat, reflow (in which the board is
heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 10 and 11
Table 10. SnPb eutectic process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 2.5 2.5 Table 11. 235 220 Lead-free process (from J-STD-020C) Package reflow temperature (C) Volume (mm3) < 350 < 1.6 1.6 to 2.5 > 2.5 260 260 250 350 to 2000 260 250 245 > 2000 260 245 245 350 220 220
Package thickness (mm)
Package thickness (mm)
Moisture sensitivity precautions, as indicated on the packing, must be respected at all times. Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 17.
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
18 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
temperature
maximum peak temperature = MSL limit, damage level
minimum peak temperature = minimum soldering temperature
peak temperature
time
001aac844
MSL: Moisture Sensitivity Level
Fig 17. Temperature profiles for large and small components
For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".
14. Abbreviations
Table 12. Acronym CDM ESD HBM I/O I2C-bus LSB MM POR SMBus Abbreviations Description Charged-Device Model ElectroStatic Discharge Human Body Model Input/Output Inter-Integrated Circuit bus Least Significant Bit Machine Model Power-On Reset System Management Bus
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
19 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
15. Revision history
Table 13. Revision history Release date 20081124 Data sheet status Product data sheet Change notice Supersedes PCA9542A_2 Document ID PCA9542A_3 Modifications:
* * *
The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 2 "Features": - 8th bullet item: changed from "RdsON" to "Ron" - 16th bullet item: changed from "and 1000 V per JESD22-C101" to "and 1000 V CDM per JESD22-C101"
* * *
Section 5.1 "Pinning": added separate pinning diagrams for SO14 and TSSOP14 Section 6.5 "Voltage translation": changed symbol from "Vpass" to "Vo(sw)" Table 6 "Limiting values": - changed parameter for ISS from "supply current" to "ground supply current" - changed parameter for Tamb from "operating ambient temperature" to "ambient temperature" (moved "operating" to Conditions column) - deleted (old) table note 1 (this statement is now located in Section 16.3 "Disclaimers", paragraph "Limiting values") - Table note [1], 2nd sentence: changed from "should not exceed 150 C" to "should not exceed 125 C"
*
Table 7 "Static characteristics" (VDD = 2.3 V to 3.6 V): - table title changed from "DC characteristics" to "Static characteristics" - sub-section "Pass gate": changed symbol/parameter from "RON, Switch resistance" to "Ron, ON-state resistance" - sub-section "Pass gate": changed symbol from "VPass" to "Vo(sw)" - sub-section "Pass gate", Conditions column: changed symbol from "Vswin" to "Vi(sw)"; changed symbol from "Iswout" to "Io(sw)"
*
Table 8 "Static characteristics" (VDD = 4.5 V to 5.5 V): - table title changed from "DC characteristics" to "Static characteristics" - sub-section "Pass gate": changed symbol/parameter from "RON, Switch resistance" to "Ron, ON-state resistance" - sub-section "Pass gate": changed symbol from "VPass" to "Vo(sw)" - sub-section "Pass gate", Conditions column: changed symbol from "Vswin" to "Vi(sw)"; changed symbol from "Iswout" to "Io(sw)"
*
Table 9 "Dynamic characteristics": - symbol tHD;STA: phrase "After this period, the first clock pulse is generated." has been moved to Table note [2] - symbols tVD:DATL and tVD:DATH merged to form tVD;DAT (and added Conditions "HIGH-to-LOW" and "LOW-to-HIGH") - sub-section "INT" re-written in its entirety
* *
PCA9542A_2 (9397 750 13955) PCA9542A_1 (9397 750 13307)
PCA9542A_3
Added soldering information Added Section 14 "Abbreviations" Product data sheet Objective data sheet PCA9542A_1 -
20040929 20040727
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
20 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
16. Legal information
16.1 Data sheet status
Document status[1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet
[1] [2] [3]
Product status[3] Development Qualification Production
Definition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification.
Please consult the most recently issued document before initiating or completing a design. The term `short data sheet' is explained in section "Definitions". The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.
16.2 Definitions
Draft -- The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet -- A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Applications -- Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values -- Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale -- NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license -- Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.
16.3 Disclaimers
General -- Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes -- NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use -- NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I2C-bus -- logo is a trademark of NXP B.V.
17. Contact information
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com
PCA9542A_3
(c) NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 03 -- 24 November 2008
21 of 22
NXP Semiconductors
PCA9542A
2-channel I2C-bus multiplexer and interrupt logic
18. Contents
1 2 3 3.1 4 5 5.1 5.2 6 6.1 6.2 6.2.1 6.3 6.4 6.5 7 7.1 7.2 7.3 7.4 7.5 8 9 10 11 12 13 13.1 13.2 13.3 13.4 14 15 16 16.1 16.2 16.3 16.4 17 18 General description . . . . . . . . . . . . . . . . . . . . . . 1 Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 3 Functional description . . . . . . . . . . . . . . . . . . . 4 Device addressing . . . . . . . . . . . . . . . . . . . . . . 4 Control register . . . . . . . . . . . . . . . . . . . . . . . . . 4 Control register definition . . . . . . . . . . . . . . . . . 4 Interrupt handling . . . . . . . . . . . . . . . . . . . . . . . 5 Power-on reset . . . . . . . . . . . . . . . . . . . . . . . . . 5 Voltage translation . . . . . . . . . . . . . . . . . . . . . . 6 Characteristics of the I2C-bus. . . . . . . . . . . . . . 7 Bit transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 START and STOP conditions . . . . . . . . . . . . . . 7 System configuration . . . . . . . . . . . . . . . . . . . . 7 Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Bus transactions . . . . . . . . . . . . . . . . . . . . . . . . 9 Application design-in information . . . . . . . . . . 9 Limiting values. . . . . . . . . . . . . . . . . . . . . . . . . 10 Static characteristics. . . . . . . . . . . . . . . . . . . . 11 Dynamic characteristics . . . . . . . . . . . . . . . . . 13 Package outline . . . . . . . . . . . . . . . . . . . . . . . . 15 Soldering of SMD packages . . . . . . . . . . . . . . 17 Introduction to soldering . . . . . . . . . . . . . . . . . 17 Wave and reflow soldering . . . . . . . . . . . . . . . 17 Wave soldering . . . . . . . . . . . . . . . . . . . . . . . . 17 Reflow soldering . . . . . . . . . . . . . . . . . . . . . . . 18 Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Revision history . . . . . . . . . . . . . . . . . . . . . . . . 20 Legal information. . . . . . . . . . . . . . . . . . . . . . . 21 Data sheet status . . . . . . . . . . . . . . . . . . . . . . 21 Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Contact information. . . . . . . . . . . . . . . . . . . . . 21 Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Please be aware that important notices concerning this document and the product(s) described herein, have been included in section `Legal information'.
(c) NXP B.V. 2008.
All rights reserved.
For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 24 November 2008 Document identifier: PCA9542A_3

▲Up To Search▲

Price & Availability of PCA9542A

	To Download PCA9542A Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .